




FILE NAME: GS_FPGA_ADC 3.pdsprj	DATE: 9/16/2018
DESIGN TITLE: ARTY FPGA SDR	PAGE: 2
PATH: \\BOSKVR\george\electronics\FPGA\Artty_FPGA\Analog_Front_End\GS_FPGA	TIME: 1:35:54 AM
BY: George M1GEO	REV: B



